Senior ASIC Verification Engineer
Job Summary


Join the Team That's Redefining Wireless Technology

At Tarana, we're more than just a fast-growing tech company—we’re a team of bold innovators on a mission to revolutionize broadband. Our groundbreaking Fixed Wireless Access technology is delivering fiber-class internet speeds worldwide, bridging the digital divide in ways previously thought impossible.
Do you think coding solves 99% of tech issues then this is the place for you in a highly collaborative environment.  You will get to touch so many different UVM modules that you will make such an impact on our products.  We are looking for a Senior ASIC Verification Engineer that is self driven however knows when to collaborate to solve problems. This position will verify the world’s most powerful SoCs for broadband wireless access that will connect the world wirelessly with fiber-class speed, on both Line of Sight and Non Line of Sight connections.


What you’ll be doing:

  • Work with some of the best DSP, system, and software engineers to define verification strategies and execute plans at system or full chip level
  • Build and continuously improve verification infrastructure and methodologies to meet the demands of next generation SoCs
  • Work with system architects, RTL designers, FPGA and emulation engineers to ensure that verification requirements and coverage are met for each project

Ways you'll stand out from the crowd: 

  • Ability to handle complex and hard-do-solve problems in programming and verification
  • Ambitious and dedicated
  • Good interpersonal skills
  • Solid knowledge and strong experience of System Verilog, UVM, and C/C++
  • Experience with building abstraction layered and reusable verification testbench infrastructure
  • Working knowledge of scripting languages such as Python


What You'll Need:

  • BSEE required/MSEE preferred
  • 5-12 years of related Verification experience 
  • Strong knowledge of UVM
  • Proficiency with at least one of these: C++, Object Oriented Programming, System Verilog
  • Strong knowledge on basic concepts of VLSI, SoC architecture
  • Ethernet and packet processing experience
  • Exceptional analytical skills and problem-solving skills

 
What we offer: 
We don’t just build next-gen wireless technology — we build people.
The salary range for this position is: $130,000 to $175,000
Compensation will be determined based on several factors including, but not limited to: skill set, years of experience and the employee’s geographic location.

Tarana provides competitive benefits to employees in this role including: Medical, dental and vision benefits, 401K match, flexible time off and stock option.  

Join Tarana and help shape the future of wireless connectivity.

 

About Us

Tarana’s mission is to accelerate the deployment of fast, affordable, and reliable internet access around the world. Through a decade of R&D and over $400M of investment, the Tarana team has created and continues to enhance a suite of next-generation fixed wireless access (ngFWA) technologies. Its unique ngFWA platform delivers game-changing advances in broadband economics in mainstream and underserved markets, using both licensed and unlicensed spectrum. Tarana’s ngFWA technology has been embraced by more than 300 service providers in 24 countries. Tarana is headquartered in Milpitas, California, with additional research and development in Pune, India. Learn more at www.taranawireless.com.

* Required fields
First name*
Last name*
Email address*
Location *
Phone number*
Resume*

Attach resume as .pdf, .doc, .docx, .odt, .txt, or .rtf (limit 5MB) or paste resume

Paste your resume here or attach resume file

Human Check*